Skip to content

Invited Talks

2025

[UIUC] StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs (Guest Lecture)
UIUC ECE527 (System-On-Chip Design) Guest Lecture (Nov 18, 2025)
Slides / Website

2024

[FPGA'24] ScaleHLS-HIDA: From PyTorch/C++ to Highly-optimized HLS Accelerators (Tutorial)
Hanchen Ye, Junhao Pan, Deming Chen
The ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Mar 03, 2024)
Slides / Website

[Intel] HIDA: A Hierarchical Dataflow Compiler for High-Level Synthesis
Intel High-level Design (HLD) Reading Group (Jan 26, 2024)
Slides

2023

[HACC] HIDA: A Hierarchical Dataflow Compiler for High-Level Synthesis
AMD-UIUC Center of Excellence Seminars (Nov 08, 2023)
Slides / Website

[UIUC] MLIR, ScaleHLS, and HIDA (Guest Lecture)
UIUC ECE527 (System-On-Chip Design) Guest Lecture (Oct 05, 2023)
Slides / Website

[Google] ScaleFlow: Scalable High-Level Synthesis for Dataflow Applications
Google X Journal Club (Feb 03, 2023)
Slides

2022

[UIUC] MLIR and ScaleHLS (Guest Lecture)
UIUC ECE527 (System-On-Chip Design) Guest Lecture (Oct 13, 2022)
Slides / Website

[Intel] Hardware Compilation with MLIR and CIRCT
Intel Strategic CAD Labs (SCL) Tech Presentation (Jul 28, 2022)
Slides

[FPGA'22] ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation
The FPGA Workshop on Open-Source Source-to-Source Transformation for High-Level Synthesis (Feb 27, 2022)
Slides / Website

2021

[Gatech] Compilers for Domain-Specific Accelerators (Guest Lecture)
Gatech ECE6100/CS6290 (Advanced Computer Architecture) Guest Lecture (Dec 02, 2021)
Slides / Website

[UIUC] ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation
UIUC CS Compiler Seminar (Nov 29, 2021)
Slides

[UIUC] ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation (Guest Lecture)
UIUC ECE527 (System-On-Chip Design) Guest Lecture (Nov 02, 2021)
Slides / Website

[XACC] ScaleHLS: Scalable High-Level Synthesis through MLIR
Xilinx Adaptive Compute Clusters Tech Talk Series (Aug 05, 2021)
Slides / Video / Website

[CIRCT] FSM (Finite-State Machine) Dialect in CIRCT
Circuit IR Compilers and Tools Open Meeting (Aug 04, 2021)
Slides / Website

[CCF] CIRCT: The Next-Generation Open-Source Hardware Compilation Framework based on MLIR (in Chinese)
CCF Agile Hardware Development and Open-Source EDA Forum (Jun 20, 2021)
Slides / Website

[UCSC] ScaleHLS: Scalable High-Level Synthesis through MLIR
UCSC Hardware Systems Collective (HSC) Seminar (May 18, 2021)
Slides / Video / Website

2020

[OSDT] Handshake-based High-Level Synthesis in CIRCT (in Chinese)
Open-Source Development Tools Open Meeting (Aug 23, 2020)
Slides / Video / Website

[CIRCT] Handshake-based High-Level Synthesis in CIRCT
Circuit IR Compilers and Tools Open Meeting (Aug 19, 2020)
Slides / Website