


ScaleHLS: A Scalable High-Level Synthesis Framework

Hanchen Ye, Deming Chen *UIUC (University of Illinois at Urbana-Champaign)*

Challenges and Motivation

HLS (High-Level Synthesis) has a great potential to continue to drive the high-productivity designs of circuits with high-density, high-energy efficiency, and short design cycle. However, there still exhibits significant challenges on handling large-scale HLS design:

- **Representation:** Software-oriented intermediate representation (IR) is difficult to carry effective HLS optimizations
- **Optimization:** HLS optimizations highly relies on manual code rewriting, including directive, loop, and graph optimizations
- **Exploration:** Vast and complicated design space to explore




- Marry HLS and MLIR**
- Abstract HLS designs into multiple representation levels
 - Solve the HLS optimization problems at “correct” abstraction levels
 - Enable comprehensive design space exploration for optimal solutions


Large MLIR Community:




ScaleHLS - HPCA'22, LATTE'21




ScaleFlow - TECHCON'23



UniLibrary (WIP)



AutoScaleDSE - DAC'22, TRETS



Open-Source Contribution



ScaleHLS GitHub Repository
<https://github.com/hanchenye/scalehls>
35k Views and 2.9k Downloads since 2022

